Glossary VHDL / Term
A violation that occurs when the condition of an assertion statement evaluates to false.
Permanent link assertion violation - Creation date 2021-04-03