Glossaria.net

Glossary VHDL / Term

default expression

A default value that is used for a formal generic, port, or parameter if the interface object is unassociated. A default expression is also used to provide an initial value for signals and their drivers.

Permanent link default expression - Creation date 2021-04-03


< decorate Glossary / VHDL deferred constant >