Glossary VHDL / Term
The signals identified by the longest static prefix of each signal name appearing as a primary in each expression (other than time expressions) within a concurrent signal assignment statement.
Permanent link inputs - Creation date 2021-04-03