Glossary VHDL / Term
An expression that can be evaluated during the analysis of the design unit in which it appears.
Permanent link locally static expression - Creation date 2021-04-03