The region of VHDL code within which a declared item (e.g. a constant) may be used.

A portion of the text in which a declaration may be visible. This portion is defined by visibility and overloading rules.