Glossary VHDL / Term
A sequential statement within a statement transform that determines which one of the alternative waveforms, if any, is to be assigned to an output signal. A signal transform can be a sequential signal assignment statement, an if statement, a case statement, or a null statement.
Permanent link signal transform - Creation date 2021-04-03