Glossaria.net

Glossary VHDL / Term

statement transform

The first sequential statement in the process equivalent to the concurrent signal assignment statement. The statement transform defines the actions of the concurrent signal assignment statement when it executes. The statement transform is followed by a wait statement, which is the final statement in the equivalent process.

Permanent link statement transform - Creation date 2021-04-03


< specification Glossary / VHDL static >