Glossary VHDL / Term
A static name that denotes a variable.
Permanent link static variable name - Creation date 2021-04-03