Multiple Instruction Single Data (stream or pipeline processors) - Rechnerarchitektur