Glossaria.net

Glossary VHDL / Term

actual

An expression, a port, a signal, or a variable associated with a formal port, formal parameter, or formal generic.

Permanent link actual - Creation date 2021-04-03


< active driver Glossary / VHDL aggregate >