Glossary VHDL / Term
A formal port or formal generic of a design entity, a block statement, or a formal parameter of a subprogram.
Permanent link formal - Creation date 2021-04-03