Glossary VHDL / Term
A subtype whose bounds and direction can be determined during the analysis of the design unit in which it appears.
Permanent link locally static subtype - Creation date 2021-04-03