Glossary VHDL / Term
A primary unit containing a collection of declarations and/or specifications which may be used in other library units.
Permanent link Package - Creation date 2021-06-13