Glossary VHDL / Term
In a given simulation cycle, a signal that is not active.
Permanent link quiet - Creation date 2021-04-03