Glossary VHDL / Term
The set of signals to which a wait statement is sensitive. The sensitivity set is given explicitly in an on clause, or is implied by an until clause.
Permanent link sensitivity set - Creation date 2021-04-03